Closed Loop Control of High Efficiency Voltage Clamped Dc-Dc Converter with Reduced Reverse Recovery Current and Switch

¹S. Bala chennaiah, ²B. Narasimhudu

¹ (Asst.Proff, dept: Eee Rgmcet, Nandyal, A.P) ²(PG student, dept: Eee Rgmcet, Nandyal, A. P)

Abstract: This paper investigates a Closed loop Control of high-efficiency clamped voltage dc-dc converter with reduced reverse-recovery current and switch-voltage stress. In the circuit topology, it is designed by way of the combination of inductor and transformer to increase the corresponding voltage gain. Moreover, one additional inductor provides the reverse-current path of the transformer to enhance the utility rate of magnetic core. In addition, the voltage-clamped technology is used to reduce the switch-voltage stress so that it can select the Schottky diode in the output terminal for alleviating the reverserecovery current and decreasing the switching and conduction losses. Furthermore, the closed-loop control methodology is utilized in the proposed scheme to overcome the voltage-drift problem of power source under the variation of loads. Thus, the proposed converter topology has a favourable voltage-clamped effect and superior conversion efficiency.

Index Terms: Converter, Schottky diode, closed loop, reverse recovery, voltage clamped.

I. Introduction

IN RECENT years, dc–dc converters with steep voltage ratio are usually required in many industrial applications, e.g., the front-end stage for clean energy sources, the dc backup energy system for an uninterruptible power supply (UPS), high intensity discharge (HID) lamps for automobile headlamps, and the telecommunication industry [1]–[3]. The conventional boost converters cannot provide such a high dc-voltage ratio due to the losses associated with the inductor, filter capacitor, main switch, and output diode. Even for an extreme duty cycle, it will result in serious reverse-recovery problems and increase the

rating of the output diode. As a result, the conversion efficiency is degraded, and the electromagnetic interference (EMI) problem is severe under this situation to increase the conversion efficiency and voltage gain, many modified boost-converter topologies have been investigated in the past decade [5]-[10]. Although voltage-clamped techniques are manipulated in the converter design to overcome the severe reverse-recovery problem of the output diode in high-level voltage applications, there still exist overlarge switch-voltage stresses, and the voltage gain is limited by the turn-ON time of the auxiliary switch [5], [6] presented a boost soft-single-switch converter, which has only one single active switch. It is able to operate with soft switching in a pulse width modulation (PWM) way without high voltage and current stresses. Unfortunately, the voltage gain is limited below four in order to achieve the function of soft switching. In [8] and [9], coupled inductors were employed to provide a high step-up ratio and to reduce the switchvoltage stress substantially, and the reverse-recovery problem of the output diode was also alleviated efficiently. In this case, the leakage energy of the coupled inductor is another

problem as the main switch was turned OFF. It will result in a high-voltage ripple across the main switch due to the resonant phenomenon induced by the leakage current. In order to protect the switch devices, either a high-voltagerated device with higher *RDS*(ON) or a snubber circuit is usually adopted to deplete The leakage energy. Consequently, the power-conversion efficiency will be degraded. Zhao and Lee [10] introduced a family of highefficiency high-step-up dc–dc converters by only adding one addition diode and a small capacitor. However, a snubber circuit is energy losses.



Fig. 1. System configuration of a high-efficiency voltage-clamped dc-dc converter.

II. Converter Design And Analyses

A newly designed converter topology is depicted in Fig. 1, where it contains five parts including a dc-input circuit, a primary-side circuit, a secondary-side circuit, a dc-output circuit, and a feedback-control mechanism. The major symbol representations are summarized as follows. V_i and I_i denote the dc-input voltage and current, and C_i is the input filter capacitor in the dc-input circuit. L_p represents the primary inductor of the transformer; L is the additional inductor in

the primary-side circuit; and S is the main switch. Ls denotes the secondary inductor of the transformer; Cs and Cc are the balanced capacitor and clamped capacitor in the secondary-side circuit; and D1, D2, D3, and D4 are the rectifier diodes. Vo and Io describe the output voltage and current; Ro is the output load; Do, and Co are the output diode and filter capacitor in the output circuit. Vcom and *TS* are the output-voltage command and switch-driving signal in the feedback-control mechanism, respectively.

The equivalent circuit and state definition of the newly designed converter is depicted in Fig. 2, where the transformer is modelled as an ideal transformer with a secondary leakage

Inductor (Lk). The turns ratio of this ideal transformer is defined as

$$n = \frac{N_2}{N_1} \tag{1}$$

Where N1 and N2 are the primary and secondary winding turns. The additional inductor (*L*) is located in parallel with the

primary side of the transformer. Moreover, the rectifier diodes (D1, D2, D3, and D4) are connected between the primary and

Secondary sides of the transformer. The voltages across the additional inductor, the main switch, the ideal transformer primary



v

Fig. 2. Equivalent circuit.

and secondary winding, the secondary leakage inductor, the balanced capacitor, and the output diode are vL, vDS, vLp, vLs, vLk, vCs, and vDo, respectively. The clamped capacitor Cc is assumed to be large enough to be viewed as a constant voltage source, VCc. The conductive voltage drops of the main switch (S) and all diodes (D1, D2, D3, D4, and D0) are neglected to simplify the circuit analyses. The characteristic waveforms of the proposed high-efficiency converter are depicted in Fig. 3. In addition, Fig. 4 illustrates the operational modes in one switching cycle, and the detailed operation stages are described as follows.

A. Mode 1 (t0 - t1) [Fig. 4(a)]

At time t = t0, the main switch (*S*) is turned ON. At the same time, the diodes (*D*1 and *D*4) become conducted, and other diodes (*D*2, *D*3, and *D*0) are reverse biased. The additional

inductor (L) and clamped capacitor (Cc) are linearly charged by the input-voltage source (Vi) through the transformer. Applying

Kirchhoff's law [4], the voltages of vL, vLp, vLs, and vLk during this period can be expressed as

$$v_L = v_{L_p} = V_i \tag{2}$$

$$L_{\rm s} = nV_{\rm i} \tag{3}$$

$$v_{L_{\mathbf{k}}} = V_{C_{\mathbf{c}}} - nV_{\mathbf{i}} - v_{C_{\mathbf{s}}}.$$
 (4)

According to (2)–(4), the rate of change of the additional inductor current (iL), the primary-side current (iLp), and the N secondary-side current (iLs) of the transformer can be represented as

$$\frac{di_L}{dt} = \frac{V_i}{L} \tag{5}$$

$$\frac{di_{L_{\rm p}}}{dt} = \frac{V_{C_{\rm c}} - nV_{\rm i} - v_{C_{\rm s}}}{L_{\rm k}} + \frac{V_{\rm i}}{L_{\rm p}} \tag{6}$$

$$\frac{di_{L_{\rm s}}}{dt} = \frac{V_{C_{\rm c}} - nV_{\rm i} - v_{C_{\rm s}}}{L_{\rm k}}.$$
(7)

www.ijmer.com



Fig. 3. Characteristic waveforms.

B. Mode 2 (t1 - t2) [Fig. 4(b)]

At time t = t1, the main switch (*S*) is turned OFF. At this time, the diodes (*D*2, *D*3, and *D*0) become forward biased to start conducting, and other diodes (*D*1 and *D*4) are reverse biased. The stored energy of the additional inductor (*L*) and



Fig. 4. Operational modes: (a) mode 1 $[t_0 - t_1]$; (b) mode 2 $[t_1 - t_2]$; (c) mode 3 $[t_2 - t_3]$; (d) mode 4 $[t_3 - t_4]$.

clamped capacitor (*C*c) in Mode 1 is released to output loads. Moreover, the transformer can be operated at four quadrants to enhance the utility rate of the magnetic core and to keep the clamped voltage (*V*cs), since the additional inductor (*L*) supplies energy to the output terminal by way of the transformer. Applying Kirchhoff's law [4], the voltage and current relations of each element during this mode can be described by

$$v_L = v_{L_p} = V_i + V_{C_c} - V_o$$
 (8)

ISSN: 2249-6645

$$v_{L_{\rm s}} = n(V_{\rm i} + V_{C_{\rm c}} - V_{\rm o})$$
 (9)

$$v_{L_{k}} = -V_{C_{c}} - v_{C_{s}} - n(V_{i} + V_{C_{c}} - V_{o})$$
(10)

$$v_{\rm DS} = V_{\rm i} - V_L = V_{\rm o} - V_{C_{\rm c}} < V_{\rm o}$$
 (11)

$$i_{D_{\rm o}} = i_L + i_{L_{\rm p}} = i_{C_{\rm c}} - i_{L_s}$$
 (12)

Where *iD*o is the current of the output diode *D*o; *iC*c is the current of the clamped capacitor *C*c. According to (11), the cutoff voltage of the main switch (*S*) is clamped at Vo - VCc. Moreover, the main switch (*S*) with low-voltage-rated capacity can be selected since the switch-voltage stress (*v*DS) is smaller than the output voltage (*V*o). The selection of a low-voltage rated device with lower *R*DS(ON) is useful for improving the conversion efficiency. Referring to (8)–(10), the rate of change of *iL*, *iL*p and *iL*s is given by

$$\frac{di_{L}}{dt} = \frac{V_{i} + V_{C_{c}} - V_{o}}{L}$$
(13)
$$\frac{di_{L_{p}}}{dt} = \frac{-V_{C_{c}} - v_{C_{s}} - n(V_{i} + V_{C_{c}} - V_{o})}{L_{k}}$$

$$+ \frac{V_{i} + V_{C_{c}} - V_{o}}{L_{p}}$$
(14)

$$\frac{di_{L_{\rm s}}}{dt} = \frac{-V_{C_{\rm c}} - v_{C_{\rm s}} - n(V_{\rm i} + V_{C_{\rm c}} - V_{\rm o})}{L_{\rm k}}.$$
 (15)

C. Mode 3 (t2 – t3) [Fig. 4(c)]

At time t = t2, the residual energy of the clamped capacitor (*C*c) is discharged entirely, i.e., iCc(t2) = 0. Immediately, the clamped capacitor (*C*c) is charged by the energy of the additional inductor (*L*) through the transformer, and the rate of change of the clampedcapacitor current (iCc) can be denoted as

$$\frac{i_{C_{c}}}{L} = \frac{V_{i} + V_{C_{c}} - V_{o}}{L} + \frac{V_{i} + V_{C_{c}} - V_{o}}{L_{p}} + 2\left[\frac{-V_{C_{c}} - v_{C_{s}} - n(V_{i} + V_{C_{c}} - V_{o})}{L_{k}}\right].$$
(16)

Moreover, the stored energy of the additional inductor (L) is released continuously to the output terminal by way of the transformer. The rate of charge of iD is given by

www.ijmer.com

$$\frac{di_{D_{o}}}{dt} = \frac{V_{i} + V_{C_{c}} - V_{o}}{L} + \frac{V_{i} + V_{C_{c}} - V_{o}}{L_{p}} + \frac{-V_{C_{c}} - v_{C_{s}} - n(V_{i} + V_{C_{c}} - V_{o})}{L_{k}}.$$
 (17)

D. Mode 4 (t3 – t4) [Fig. 4(d)]

At time $t = t\hat{3}$, the clamped-capacitor current (*iCc*) equals to the secondary-side current (*iLs*) of the transformer, and the output diode current (*iDo*) decays to 0, i.e., *iDo* (*t*3) = 0. During this period, the voltage of the output diode (*vDo*) maintains the zero status until the main switch (*S*) is turned ON. Moreover, the magnitude of the additional inductor current (*iL*) is equal to the one of the primary-side current (*iLp*). According to (13) and (14), the rate of change of *iLp* and *iLs* can be represented as

$$\frac{di_{L_{\rm p}}}{dt} = -\frac{di_L}{dt} = -\frac{V_{\rm i} + V_{C_{\rm c}} - V_{\rm o}}{L}$$
(18)

$$\frac{di_{L_{\rm s}}}{dt} = -\frac{V_{\rm i} + V_{C_{\rm c}} - V_{\rm o}}{L} - \frac{V_{\rm i} + V_{C_{\rm c}} - V_{\rm o}}{L_{\rm p}}.$$
 (19)

Since the secondary leakage inductor (*L*k) and the change rate of *iLs* in the transformer are very small, the voltage of the secondary leakage inductor (*vL*k) can be neglected. According to the concept of the zero average voltage across the inductor over one period [4], the voltages of *vCs*, *VCc*, and *Vo* for steadystate operation can be described via (2), (4), (8), and (10) as

$$v_{C_{\rm s}} = \frac{nV_{\rm i}(2d-1)}{2(1-d)}$$
(20)
$$V_{C_{\rm c}} = \frac{nV_{\rm i}}{2(1-d)}$$
(21)

where c $V_{\rm o} = \frac{2+n}{2(1-d)}V_{\rm i}$ (22) vitch (S).

Continuously, the main switch (S) is turned ON at time t = t4 to begin the next switching cycle.

Since the voltage difference may be caused by the secondary inductor of the transformer, as $d \neq 0.5$, the major function of the balanced capacitor (*Cc*) is used for keeping the cutoff voltages of the rectifier diodes (*D*1, *D*2, *D*3, and *D*4) balanced. Moreover, it also can avoid the overlarge current that passed through the rectifier diodes. According to (22), the voltage gain can be tuned by regulating the turns ratio (*n*) in the transformer to overcome the boost-ratio limitation of the conventional

converter. In addition, the switch-voltage stress (vDS) can be calculated via (11), (21), and (22) as

$$v_{\rm DS} = \frac{V_{\rm i}}{(1-d)}.\tag{23}$$

According to (22) and (23), one can obtain

$$v_{\rm DS} = \frac{2V_{\rm o}}{(2+n)}.$$
 (24)

By analyzing (24), the switch-voltage stress (vDS) is not related to the dc-input voltage (Vi) and duty cycle (d) if the values of the output voltage (Vo) and the turns ratio (n) are fixed. Thus, it can ensure that the sustainable voltage of the main switch (S) is constant. As long as the dc-input voltage is not higher than the

rated voltage of the main switch, the highefficiency voltage clamped dc-dc converter can be applied well to the low-voltage power sources even with large voltage variations, e.g., fuel cell, solar cell, etc.

Fuel-cell generation systems have been receiving more attention in the last years due to the advantages of high-conversion efficiency, low aggression to the environment, no moving parts, and superior reliability and durability. Owing to the electrochemical reaction, fuel cell has the power quality of low voltage and high current. However, the fuel-cell stack with high output voltage is difficult to fabricate and it may be failure when any single cell is inactive. Besides, the output voltage is varied easily with respect to the load variations. In order to satisfy the requirement of high-voltage demand, a stable boost converter with high voltage gain and superior conversion efficiency is necessary to utilize the fuel-cell energy more efficiently. The validity of the proposed converter is verified by the following experimental results via an example of a PEMFC power source.

III. Experimental Results

In experimentation, the high-efficiency voltageclamped dc-dc converter is designed to operate from the fuel-cell variability dc input, Vi = 27-37.5 V, to deliver a constant dc output, Vo = 200 V, with the maximal capability of output power, Po,max = 330 W. If the maximal value of main switch voltage (vDS) is arranged for clamping at 50 V, the turns ratio can be determined as n=(2Vo/vDS(max)) - 2 = 6 according to (24). As can be seen from Figs. 3 and 4, the voltage stress of the output diode (vDo) is the same as the switch-voltage stress. In addition, the voltage stresses of rectifier diodes (vD1, vD2, vD3, and vD4) can be calculated via (21) and (23) as nvDS/2 = 150 V. For conservative consideration, the main switch (FQI90N08, 80 V), the output diode (Schottky diode SR20100, 100 V), and the rectifier diodes (Schottky diode SR20200, 200 V) are adopted in the experimental converter. In order to solve the problem of the fuel-cell output voltage varied with the variations of loads, the proposed converter with dc-voltage feedback

control is utilized to ensure the system stability, and a PWM control IC TL494 is adopted to achieve this goal of feedback control. The prototype with the following specifications is designed in this section to illustrate the design procedure given in Section II:

design procedure given i	II Section II.
switching frequency	fs = 100 kHz;
turns ratio	n = 6;
Additional inductor	$L = 5.9 \ \mu \text{H};$
primary inductor of trans	sformer $Lp = 213.6\mu$ H;
secondary inductor of tra	ansformer $L=7689.6\mu$ H;
secondary leakage induc	tor $Lk = 0.6 \mu H;$
balanced capacitor	$Cs = 4 \times 6.8 \mu F;$
clamped capacitor	$Cc = 6 \times 4.7 \ \mu F;$
input filter capacitor	$Ci = 3300 \mu F;$
output filter capacitor	$Co = 3 \times 4.7 \ \mu F;$
main switch S:	FQI90N08 (80 V,
	DS (ON) = $16 \text{ m}\Omega$);
Output diode	Do: Schottky diode
	SR20100 (100 V, 20 A);
Rectifier diodes	D1, D2, D3, D4:
	Schottky diode SR20200
	(200 V, 20 A).

Fig. 5 depicts the results voltage and current curves of the main switch (S) at 310-W output power. As can be seen from this figure, the shaken switch voltage at the beginning is caused by the line inductor when the switch is turned OFF. Fortunately, the steady state of this switch-voltage stress is about 50 V due to the utilization of voltage-clamped technique, and it is much smaller than the output voltage, Vo = 200 V. It has the merit of selecting a low-voltage-rated device in order to reduce the conduction loss of the switch. The simulated current waveforms of the additional inductor (L), in parallel with the transformer, primary inductor of transformer (Lp), and secondary inductor of transformer (Ls) at 310-W output power, are depicted in Fig. 6, the balanced capacitor (Cs)can be used for balancing the current and cutoff voltage of the diodes (D3 and D4) when the condition of $d \neq 0.5$, holds.

For verifying the voltage-clamped property, the experimental voltage responses of the output voltage (Vo), clamped capacitor (Cc), and main switch (S) at 310-W output power are depicted . As can be seen from this figure, the output voltage, Vo = 200 V, is strode mainly across the clamped capacitor in the secondary-side circuit (i.e., VCc = 150 V). Thus, the switch-voltage stress and the cutoff voltageof the output diode are clamped at about 50 V. In order to examine the robust performance of the proposed converter scheme, the experimental results of the converter output voltage (Vo), and the PEMFC output current (Ii) under the step load variation between no load (0 W) and full load (310 W) are depicted. the converter output voltage, $V_0 = 200 \text{ V}$, is insensitive to the variation of loads due to the closed-loop control, and the output current ripple is also slightly extreme as a result of the high switching frequency.



Fig.5.Simulated voltage wave forms of main switch S.



Fig.5.Simulated voltage and current wave forms of main switch S



Fig.6. Simulated current response of additional inductor L, transformer primary inductor Lp and transformer secondary inductor Ls.



Fig.7.Simulated voltage response of output voltage V0.



Fig.7. Simulated voltage response of,clamped capacitor Cc.

IV. CONCLUSION

This project has developed a voltage-clamped dc–dc converter with reduced reverse recovery current and switch-voltage stress, with a power quality of low voltage and high current. The newly designed converter circuit has the following improvements compared to the previous work.

- 1) Proposed converter can select the main switch with lower sustainable voltage for alleviating the switch conduction loss due to the utilization of voltage-clamped technique.
- 2) All diodes in this circuit topology are Schottky diodes with the reduction of switching and conduction losses.
- 3) The additional inductor is used for providing the reverse current path of the transformer to raise the utility rate of the magnetic core.
- 4) Additional snubber circuits for absorbing the voltage spikes in the diodes are not required to further cut down the manufacture cost.
- 5) There is no circulating current to overcome the problem of degenerate efficiency under slight loads.
- 6) The voltage-drift problem of power source under the variation of loads can be solved by the closed-loop control methodology.

References

- I. Barbi and R. Gules, "Isolated dc–dc converters with high-output voltage for TWTA telecommunication satellite applications," IEEE Trans. Power Electron., vol. 18, no. 4, pp. 975– 984, Jul. 2003.
- [2] O. Abutbul, A. Gherlitz, Y. Berkovich, and A. Ioinovici, "Step-up switching-mode converter with high voltage gain using a switched capacitor circuit," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.,vol. 50, no. 8, pp. 1098–1102, Aug. 2003.
- [3] K. C. Tseng and T. J. Liang, "Novel highefficiency step-up converter," Proc. Inst. Elect. Eng.—Electr. Power Appl., vol. 151, no. 2, pp. 182–190,Mar. 2004.
- [4] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics :Converters, Applications, and Design. New York: Wiley, 1995.
- [5] M. M. Jovanovic and Y. Jang, "A new softswitched boost converter with isolated active snubber," *IEEE Trans. Ind. Appl.*, vol. 35, no. 2, pp. 496–502, Mar./Apr. 1999.

- [6] C. M. C. Duarte and I. Barbi, "An improved family of ZVS-PWM active-clamping DC-to-DC converters," *IEEE Trans. Power Electron.*, vol. 17, no. 1, pp. 1–7, Jan. 2002.
- [7] E. S. da Silva, L. dos Reis Barbosa, J. B. Vieira, L. C. de Freitas, and V. J. Farias, "An improved boost PWM soft-single-switched converter with low voltage and current stresses," *IEEE Trans. Ind. Electron.*, vol. 48, no. 6, pp. 1174–1179, Dec. 2001.
- [8] K. Hirachi, M. Yamanaka, K. Kajiyama, and S. Isokane, "Circuit configuration of bidirectional DC/DC converter specific for small scale load leveling system," in *Proc. IEE Power Conversion Conf.*, Osaka, Japan, 2002, pp. 603–609.
- [9] C. W. Roh, S. H. Han, and M. J. Youn, "Dual coupled inductor fed isolated boost converter for low input voltage applications," *Electron. Lett.*, vol. 35, no. 21, pp. 1791–1792, Oct. 1999.
- [10] Q. Zhao and F. C. Lee, "High-efficiency, high step-up dc-dc converters,"*IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65–73, Jan. 2003.