www.ijmer.com

Low Bit Rate Design and Implementation of BPSK Demodulation on FPGA

Nehal.A.Ranabhatt¹, Sudhir Agarwal²

*(EC Department, L.C.Institute of Technology,Bhandu, India) ** (DCTD Department, Space Application center,ISRO,Ahmedabad, India

ABSTRACT: This paper présents extended Works on BPSK Modulation at Low Bit Rate and also presents Simulation results and FPGA implementation of BPSK demodulation at Low Bit Rate 1200 bits/second on Altera Stratix III Development Board. Here Binary Sequence ,Carrier Frequency and sampling frequency are user controllable in BPSK modulation that was designed already. So this paper present Design of BPSK Demodulation which demodulate pattern comes at output of BPSK modulation at 1200 bits/second. BPSK demodulation technique was analyzed using QuartusII 9.1 Complier. Design of BPSK Demodulation is completed using VHSIC (Very High Speed Integrated Circuit) Hardware Description Language (VHDL). In BPSK Design one Mega Function ROM is used .BPSK Demodulation was done in Continuous mode. Here system Performance is measured in Noise by measuring BER of system and comparing BER performance to Ideal Theoretical performance.

Keywords: BPSK Demodulation, BPSK Modulation, Bits Per Second, Low Bit rate, FPGA, Bit Error Rate

I. INTRODUCTION

The aim of the paper is to create a BPSK (Binary Phase Shift Keying) Demodulator which demodulates the Modulated signal comes from Modulator which has Bit rate 1200 bps. First we give Introduction about coherent BPSK Demodulation and then BPSK Demodulation is designed and Implemented on StratixIII FPGA. This paper presents extended work of RTL Design and Implementation of BPSK Modulation at Low Bit Rate .In this BPSK Modulation is Design and Implement at low Bit Rate 1200 bps[1].



Fig.1 Coherent BPSK Demodulation[2]

In coherent detection technique the knowledge of the carrier frequency and phase must be known to the receiver. This can be achieved by using a PLL (phase lock loop) at the receiver. A PLL essentially locks to the incoming carrier frequency and tracks the variations in frequency and phase. For demonstration purposes we simply assume that the carrier phase recovery is done and simply use the generated reference frequency at the receiver $(\sin(\omega t))$. In the demodulator the received signal is multiplied by a reference frequency generator. The multiplied output is integrated over one bit period using an integrator. A threshold detector makes a decision on each integrated bit based on a threshold. Since an NRZ signaling format is used with equal amplitudes in positive and negative direction, the threshold for this case would be "0".[2] Simulation Results for BPSK Demodulation are carried out using ModelSim-Altera 6.5b (Quartus II 9.1).BPSK demodulation is designed for Altera Stratix III FPGA development Board and the device used is EP3SL150F1152c2.

II. CONCEPT OF BPSK DEMODULATION

In BPSK demodulator design modulated bit pattern is given as Input. Samples per bits are fetched in sequence. Then samples of one bit is fetched from Modulated Pattern, are multiplied with Positive and Negative carrier samples. Sum of multiplication output will store in two different arrays. Subtraction block will perform subtraction of two different array in which sum of multiplication output is stored. Comparison block do the comparison based on output of subtraction block.



Fig.2. Principal of BPSK Demodulation[2]

If subtraction of samples is grater then zero then bit"1" is detected and if subtraction of samples is less then zero then bit "0" is detected at output of demodulator.[2]

III. BPSK DEMODULATION DESIGN ON FPGA



Fig.3.Principal of BPSK Demodulation FPGA

Fig.2 shows basic concept of BPSK demodulation on FPGA. First BPSK modulated output works as input of BPSK demodulation. Then Modulated output passed through analog to digital converter. Then samples per bit and samples of ROM are converted in Positive to Negative range. After this ADC samples are multiply with Positive and Negative samples of sine wave and Added in two different accumulator. Output of accumulators are compared with each other means if value of accumulator1 is grater then accumulator 2 then output is 1 else output is 0.

In this design we have used one Altera MegaFuctions of single port ROM used to store the 10,000 sine wave samples. Incoming clock from ADC is of 120 MHz and entire demodulation design operates on it.1 bit prevails for 1 lakh counter at 120 MHz so we have a counter that counts up to 1 lakh and rollovers. This counter used for generating the demod bit every 1 lakh count. Sine wave address generation logic generates the address for the sine wave samples ROM depending on the carrier frequency constant and sampling frequency constant and counter_10.



Fig.4.Design of BPSK Demodulation on FPGA

ADC samples are latched and sine wave sample fetched from ROM are latched. Also 180 degree phase shifted sample value is found by subtracting the sample from 3ffe and it is also latched. All the above 3 samples are in range 0 to x"3fffe" and binary offset format, where 0 is equal to x"1ffff", positive numbers are in between x"2000 " to x"3ffe" and negative numbers are in between 0 to x"1fffe". For demodulation we bring them in range -x"1fff" to +x"1fff". This we do by converting the numbers in range 0 to x"1ffff" and generating the sign bit equal to 1 if negative. Thus for numbers x"1fff" to x"3fffe" we subtract x"1fff" and generate sign bit 0 while for nos 0 to x"1fffe" we subtract them from x"1fff" and generate sign bit 1, indicating negative. Positive value

www.ijmer.com Vol.

Vol. 3, Issue. 3, May.-June. 2013 pp-1748-1755

ISSN: 2249-6645

conversion and sign bit generation does the above process for all the 3 values.Multiplication and sign generation logic multiplies the positive ADC sample with positive sample and positive sample 180 degree shifted of the ROM. Sign of the two multiplication operations is generated depending on the sign of the samples determined in the previous process.For accumulation purpose we convert the two multiplied values in 2's complement form using the sign bit of each values.Then both the values are added to their respective accumulators. On every 1 lakh count the two accumulator values are compared, if accumulator 1 is greater than accumulator 2 then the bit is decoded as 1 else 0.

IV. SIMULATION RESULTS FOR BPSK DEMODULATION



Fig. 5. Reason for getting 1 Bit Delay in Demodulation Output

Fig .5 shows that when Demodulation will start up to one bit ADC data will remain undefined so up 1 bit Demodulation operation can not be started.so we get 1 Bit Delay at output of BPSK Demodulation.







Fig 7. BPSK Demodulation output when fs=12MHz, fc=18K,br=1200 Fig .7 shows remaining signal at output of BPSK Demodulation as shown in Fig.6.





Fig .8 shows Debugging at one sample. Here after all calculation according to program acc1>acc2 so demod_bit will 0 that can be proved from simulation results.



Fig 9. BPSK Demodulation output when fs=12MHz, fc=48K,br=1200

Fig 9. shows BPSK demodulation when fs=12MHz,fc=48KHz and Br=1200 bps.

1.1	Constant States of	and the second se				-
140	Contraction of the local division of the loc	(Although a line)				
H	Contraction of the local division of the loc	10.000				
HIC	Statistics in the local division of the loca	10.000				
100	Contraction of Life and	inter to				
100	TENETHER CONTRACTOR					
100	manage of	Address of the second se				
(A)	Concernent of the second se	No. of Concession, Name				
AP	Contraction of the local division of the loc	1000				
Hill	Consequences (1977 1)	1000				
H	Second	1000				
bin C	Control States & A.C.	a second	n n ndia na aka sa sangara na manga sa sa ng kunga	A PROPERTY OF STREET, STREET, ST.	internet internet in the left internet in the second	no do Babara h
	A REAL PROPERTY AND A REAL		ເພີ່ມເປັນເປັນເປັນເປັນເປັນເປັນເປັນເປັນເປັນເປັນ	CELECTER CONTRACTOR CONTRACTOR	CONTRACTOR CONTRACTOR CONTRACTOR	and the state of t
	man and need		ՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠՠ	CARSEN IN THE REPORT OF THE CARSEN		ution in a nati
	CHART CONTRACTOR	12				
	10000					
100	Contraction of the local distance of the loc	Conception of the local division of the loca				
146	2000	Internet of the local division of the local				
1110	1.000	and the second se				
100		In the local line				
	Constant of the local division of the local					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1220	- Harchell					
LC II	and the Address of the Address of the	110001-0001				
5.0.0		STREET, STREET		And in case of the local division of the loc		STATE OF THE OWNER OF THE OWNER
-	Curlor 4	3336-412346 (44		DALCON TATION OF	144.2008993 pm	
				PT - Sector	1 Mill 1918 prof pin 1	

Fig 10. BPSK Demodulation output when fs=12MHz, fc=48K,br=1200 Fig.10 shows remaining signal at output of BPSK Demodulation as shown in Fig.9.

California California Contentia Contentia	RENALIZATION DA	and an and a second sec

www.ijmer.com Vol. 3, Issue. 3, May.-June. 2013 pp-1748-1755 ISSN: 2249-6645

Fig 11. BPSK Demodulation output when fs=12MHz, fc=18K,br=1200

Fig .11 shows Debugging at one sample. Here after all calculation according to program acc1<acc2 so demod_bit will 0 that can be proved from simulation results.



Fig.15 Experimental set up for BPSK Demodulation When fs=12MHz fc=48KHz Fig 12,14, shows real time results on Oscilloscope for different carrier frequency 18k,48k respectively.Fig13,15 shows experimental set uo for BPSK Demodulation at low Bit Rate 1200bps with carrier frequency 18k,48k respectively.

VI. CALCULATION OF BIT ERROR RATE

To calculate Bit error rate of BPSK system first we add 20MHZ noise in BPSK Modulation spectrum. Then take fc+fm component that is 20.048MHz as center frequency. After that we take plain carrier and measure C/N0 for diffent level. After getting different C/N0 fom this value we can obtain value of Eb/N0 and then we can plot BER versus Eb/No curve which will show the performance of system. Here we compare system performance with standard theoretical value BER curve. C/N0 can be measured in dbc/Hz means it will measure carrier power in 1Hz noise bandwidth and here we take -20dbm reference level for C/N0 calculation. Resolution bandwidth is 500Hz.Eb/N0 can obtain from following formula. Eb/N0(db)=10 log(C/N0)-10 log(1200)

Spectrum Results for Calculation of Different C/N0

www.ijmer.com Vol. 3, Issue. 3, May.-June. 2013 pp-1748-1755

ISSN: 2249-6645

Ref Lul	Delte 1 ET1 HOIJ -36.71 eBc.41z -2.14829659 HHz			NBN UBN SNT	3 Hz 27 e		Unit		d8=	
-										
F10 -40.473		1	J							



Bar Lul	Dults 1 ET1 H -40.20 -1.636279	alla Atta	CIELA SMT	500 Ha 7 Ha 27	UPLE	LE OD a
	* a					
					_	
			~~~			

Fig. 17 Spectrum when value of C/N0=36.71dBc/Hz

Par Los	Dulta 1 CT1 H013 -42.39 eBovHz -2.24440090 LHz	UDU GHT	1 Ha	Unit	18 d0 d0+
	h				
Junior	and the second	hun			

Fig. 18 Spectrum when value of C/N0=36.71dBc/Hz

8>	Net Lol		Delte	-13.52 2.9-1907	alle sta	UEU SUT	50 0 17 77	Ha P Ha B L	F ALL Mit	18 d9
		1		<u> </u>						
1	-FID -1	9.976 0								
					J	L				

Fig. 19 Spectrum when value of C/N0=36.71dBc/Hz

Fig 16,17,18,19 shows practically measured C/N0 for different Bit Error Rate and then we compare these Results with Theoretical BER Value to Measure System Performance.



Fig. 20 BPSK Modulation Spectrum

### <u>www.ijmer.com</u> Vol. 3, Issue. 3, May.-June. 2013 pp-1748-1755

ISSN: 2249-6645

# Above Fig shows BPSK spectrum on spectrum Analyzer with center frequency 48KHz Table 5.3.1. Calculation on Bit Error Rate

	Theor	retical value	Practical value		
BER	Eb/No C/No(dBc/Hz)		Eb/No	C/No(dBc/Hz)	
10-8	12	42.7	12.73	43.52	
10-6	10.2	41.1	11.6	42.39	
10-4	8.2	38.9	9.41	40.20	
10-2	4	34.7	5.92	36.71	

BER versus Eb/No Curve



Fig. 21. BER vs Eb/No curve

Fig.21 shows BER for BPSK system.so form above graph we can conclude that system performance is approximately 1dB poor then theoretical value and we ger BER curve higher then theoretical value.

## VII. BPSK MODEM IN NOISY ENVIRONMENT



Fig. 22. Block Diagram for BPSK MODEM setup in Noisy Environmen Fig. Block Diagram for BPSK MODEM setup in Noisy Environment



Fig. 23 Experimental setup for BPSK MODEM setup in Noisy Environment Fig. Block Diagram for BPSK MODEM setup in Noisy Environment

Fig 23 shows set up of BPSK Modem in Noisy Environment in which First at output of BPSK Modulation we add Noise and up covert carrier frequency to 20.048MHz .After we calculate BER in Noise environment and to Know system performance. Then carrier frequency down converted using Mixture and output of Mixer givern to FPGA for Demodulation and Output of Demodulation is shown in Oscilloscope with Binary Pattern 101010

## VIII. CONCLUSION

In this paper BPSK Demodulation is Implemented on StratixIII FPGA with low Bit rate 1200 bps. In BPSK Modulation carrier frequency, sampling frequency and Input data Pattern are user variable. On Demodulation side Coherent Demodulation is implemented. In which center frequency will not suppressed

www.ijmer.com

Vol. 3, Issue. 3, May.-June. 2013 pp-1748-1755

ISSN: 2249-6645

during transmission and phase value of carrier are known so there is no need to recover carrier at Demodulation side. Outputs of BPSK MODEM are shown in Oscilloscope. After Designing BPSK Modem Noise added in BPSK Modulation Output from Noise generator to check system performance in Noisy channel and measure Bit error Rate so that system performance can be Measure in Noisy environment. After observing BER calculation table we can observe that Comparing practical system performance to theoretical value system performance is approximately 1dB down then theoretical standard value. BPSK Modem Design Checked in Noisy Environment and It works.

#### REFERENCES

- [1]. Nehal.A.Ranabhatt, Sudhir Agarwal,RaghunadhBhattar , Priyesh.P.Gandhi,"Design and Implementation of Numerically Controlled Oscillator on FPGA", IEEE xplore
- [2]. Nehal.A.Ranabhatt, SudhirAgarwal, Priyesh.P.Gandhi, "RTL Design and Implementation of BPSK Modulation at Low Bit Rate", International Journal of Engineering Research & Technology,ISSN:2278-0181, Vol.2, Issue 28, Feb 2012.
  [3]. Nehal.A.Ranabhatt, SudhirAgarwal, Priyesh.P.Gandhi," Design and Simulation of BPSK Demodulation at Low Bit Rate",
- [3]. Nehal.A.Ranabhatt, SudhirAgarwal, Priyesh.P.Gandhi," Design and Simulation of BPSK Demodulation at Low Bit Rate", International Journal of Engineering Research and Development, e-ISSN: 2278-067X, p-ISSN: 2278-800X, Volume 6, Issue 7 (April 2013), PP. 28-31
- [4]. Mehmet Sonmez and Ayhan Akbal "FPGA-Based BASK and BPSK Modulators Using VHDL: Design, Applications and Performance Comparison for Different Modulator Algorithms" In March 2012, International Journal of Computer Applications (0975 – 8887) Volume 42– No.13, March 2012.
- [5]. S.O.Popescu and A.S. Gontean "Performance comparison of the BPSK and QPSK Modulation Techniques on FPGA" 17th International Symposium for Design and Technology in Electronic Packaging (SIITME) 2011 IEEE.
- [6]. ] S.O. Popescu, A.S.Gontean and G.Budura "BPSK System on Spartan 3E FPGA" SAMI 2012 10th IEEE Jubilee International Symposium on Applied Machine Intelligence and Informatics • January 26-28, 2012.
- [7]. Michal Kováč "BPSK, QPSK MODULATOR Simulation Model" VUT Faculty of electrical engineering and communication, 2006. 82 s.