# Thyristor Based Fault Current Limiter to Control Magnitudes of Fault Currents

## L.Karunakar<sup>1</sup>, G.Gantaiah swamy<sup>2</sup>

<sup>1</sup>Assistant Professor, Department of Electrical and electronics Engineering, Andhra Loyola Institute of Engineering &Technology

<sup>2</sup>Assistant Professor, Department of Electrical and electronics Engineering ,Andhra Loyola Institute of Engineering &Technology

**ABSTRACT:** The most common ways to limit fault currents are the costly replacement of substation equipments or imposition of changes in the configuration splitting power system that may lead to decreased operational flexibility and lower reliability. A novel idea is to use Fault Current Limiters (FCLs) to reduce the fault current to lower, acceptable level so that the existing switchgear can still be used to protect the power grid. This paper presents controlling the magnitude of fault current by using non super conducting fault current limiter with the help of controlled rectifier. Non superconducting fault current limiter consists of a rectifier and DC reactor. The diode rectifiers are uncontrollable, to make it as a controllable by replacing the thyristor in place of diode. By providing the suitable gate triggering to the thyristor circuit we can control the magnitude of current in DC reactor. By reduce the magnitude of fault current in a power system, which improve the voltage profile at faulted phase. The proposed NSFCL was simulated and studied with the help of MAT-LAB(Simulink).

Key Words: fault current limiter, fault currents, non super conductor, and thyristor controlled rectifier

## I. INTRODUCTION

Power quality problems are becoming more and more important for utilities due to growing number of sensitive loads. Short circuit results the large amount of current flow through the distribution network. The large fault currents flow may damage the series equipment, such as circuit breaker and other system components. The Fault current causes the voltage drop of a particular network. As a result, some industrial facilities experience production outage that results in economic losses. Therefore, utilities are currently exploring mitigation techniques that eliminate large fault current, increase the reliability of the power supply and improve the reliability and the system power quality. The most common ways to limit fault currents are the costly replacement of substation equipments or imposition of changes in the configuration splitting power system that may lead to decreased operational flexibility and lower reliability.

A novel idea is to use Fault Current Limiters to reduce the fault current to lower, acceptable level so that the existing switchgear can still be used to protect the power grid. An ideal FCL should have the following characteristics

a) Zero resistance/impedance at normal operation;

b) No power loss in normal operation and fault cases;

c) Large impedance in fault conditions;

d) Quick appearance of impedance when fault occurs;

e) Fast recovery after fault removal;

f) Reliable current limitation at defined fault current;

g) Good reliability;

h) Low cost.

Different configurations such as Is - limiters, solid state fault current limiters and superconducting fault current limiters were proposed in previous papers [6] [7] [8]. The SFCL structure offers a good way to control the fault cur-rent levels in distribution networks due to natural low losses in superconductors during the normal operation. Unfortunately, because of high technology and cost of superconductors, these devices are not commercially available. Therefore, replacing the superconducting coil with nonsuperconducting coil in FCL makes it simpler and much cheaper.

This paper proposes magnitude of fault current controlled by using thyristor circuit of a nonsuperconducting fault limiter. And also improves the voltage profile in a network. The circuit operation in normal and fault conditions are simulated and experienced.

## **II. CIRCUIT OPERATION**

The circuit consists of a three phase transformer is connected to a thyristor circuit at source side. By providing the gate pulse to the thyristors to control the magnitude of fault current. And another three phase transformer is connected to a diode bridge rectifier at load side. The diode bridge rectifier is connected to a parallel connection of a discharging resistor and a thyristor switch and is connected in series with the D.C reactor is shown in figure.1.

In normal operation that is without fault condition semi-conductor switch is turn on. And resultant current flows through the diode rectifier and discharging resistor. And normal current flows to the thyristor circuit. By increasing the inductance value decreases the ripple of D.C current. During the fault condition, the switch is turn on that is when fault take place at load side then it results the D.C reactor current increases linearly. If the fault is present for long time the current through the D.C reactor will continue to increase. And results the source voltage drop take place. There is a control circuit

#### www.ijmer.com

#### Vol. 3, Issue. 6, Nov - Dec. 2013 pp-3500-3504 ISSN: 2249-6645

present by using that we can control the magnitude of fault current in case of diode rectifier circuit in previous paper[1]. That control circuit consists of a discharging resistor and a switch along with resistor. When a fault take place the switch can be turn on and fault current flows to the parallel resistor and it results the voltage drop take place at source side. In order to reduce the magnitude of fault current the switch can be turn-off and the fault current flows through the discharging resistor. It results there is a reduction of magnitude of fault current and improves the voltage profile at source side.

In this paper without using the control circuit we can con-trol the fault current within prescribed below limits. That is in normal operation switch is turn on and normal current flows through the D.C reactor. In case of fault switch is turn on then the D.C reactor current increases. To control the magnitude of fault current by varying the duty cycle of thyristor circuit to reduce the magnitude of fault current in D.C reactor without using control circuit. Therefore it im-proves the voltage profile at source side. Due to controlling the D.C reactor current of proposed NSFCL, it is possible to reduce the current rating of inductance and cancelling out the super conducting cooling system. The compensating voltage provided by rectifier is  $Vc=2V_{DF}+V_{SW}+r_{d}L_{d}$ 







Figure.1 circuit diagram

#### **III. SIMULATION RESULTS**

The power circuit topology is shown in figure.1 is used to simulation. The simulation results are obtained NSFCL operation performance of a thyristor circuit at a fault condition, where a three phase to ground fault occurs at load side. The neutral of source grounded. The various operation performances are carried out as follows. The below, figure.2 shows the magnitude of fault line current, figure.3 shows the DC reactor current and figure.4 shows the source voltage drop of a distribution network. By using the thyristor circuit of applying the suitable duty cycle without turn off the switch then the reduced magnitude of fault line current is shown in figure.5, reduced magnitude of DC reactor current is shown in figure.6 and improved source voltage profile obtained shown in figure.7. The enlarged DC reactor current during the fault shown in figure.8 and DC reactor current during the transient fault were shown in figure.9.







## PARAMETERS OF SIMULATION

| Symbol            | Content                | Value |
|-------------------|------------------------|-------|
| Vs                | Source voltage         | 380V  |
| r <sub>s</sub>    | Source resistance      | 1Ω    |
| r <sub>d</sub>    | DC reactor resistance  | 0.2Ω  |
| L <sub>d</sub>    | DC reactor inductance  | 0.2H  |
| r <sub>p</sub>    | Discharging resistance | 100Ω  |
| r <sub>Load</sub> | Load resistance        | 50Ω   |
| L <sub>load</sub> | Load inductance        | 100Ω  |

## **IV. CONCLUSION**

The three phase to ground fault is most severe fault in any power system. Whenever it happens to the system there is a severe dip in the voltage. This is one of the power quality problems. To mitigate the above problem we need to minimize the fault current. For which in this paper proposed fault current limiter minimizes the fault current and improves the voltage profile which is observed from the simulation result.

### REFERENCES

- [1] M.THagh and M.adapour, "Nonsuperconducting fault limiter with controlling the magnitudes of fault currents," IEEE Trans. Power electronics, vol 24, pp.613-619, March 2009
- [2] E RO Lee, S. Lee, "Test of DC reactor type fault lim-iter," IEEETrans. Appl. Supercond., vol.12, no.2, march 2002
- [3] T.Hoshino, K.M.salim, "DC reactor effect on bridge type super conducting fault current limiter,"IEEE Trans. Appl. Supercond., vol.11, no.1, pp.1944-1947, March 2001
- [4] M. Abapour and M. T. Hagh, "A noncontrol transformer inrush currentlimiter," in IEEE Inte. Conf. Ind. Technol., ICIT Sep. 15–17, 2006, pp. 2390–2395.
- [5] M. T.Hagh and M. Abapour, "DC reactor type transformer inrush currentlimiter," IET Elect. Power App., vol. 1, no. 5, pp. 808–814, Sep. 2007.
- [6] M. Tsuda, Y. Mitani, K. Tsuji, and K. Kakihana, "Application of resistor based superconducting fault cur-rent limiter to enhancement of power system transient stability," IEEE Trans. Appl. Supercond., vol. 11,no. 1, pt. 2, pp. 2122– 2125, Mar. 2001.
- [7] M. Yagami, T. Murata, and J. Tamura, "Stabilization of synchronous generators by superconducting fault current limiter," in IEEE Power Eng.Soc. Winter Meet., Jan. 23–27, 2000, vol. 2, pp. 1394–1398.
- [8] Y. Goto, K. Yukita, H. Yamada, K. Ichiyanagi, Y. Yokomizu, and T. Matsumura, "A study on power system transient stability due to introduction of superconducting fault current limiters," in Int. Conf.Power Syst. Technol., 2000, vol. 1, pp. 275–280.

**L.Karunakar,** received B.Tech from PVP Siddhartha college of engineering 2008. He has worked as a Lecturer in department of electrical and electronics in KL university between 2008 to 2010. He has received M.Tech from KL University in 2012.Present he is working at Andhra Loyola institute of Engineering & Technology.

**G.Gantaiah Swamy** received M.Tech from NIIT Calicut in EPS branch. Present he is working at Andhra Loyola institute of Engineering &Technology.